UVM provides TB framework and base class library to create the verification environment in SystemVerilog. You can consider UVM as a testbench methodology... https://www.maven-silicon.com/blog/best-resources-to-learn-systemverilog-and-uvm/